

Cyborg-N/V/L 14/15_TGL-U & Watchmen 14N TGL-U Schematic

2021-01-07
REV : A00

DY : None Installed
UMA: Unified Memory Architecture
OPS: Optimal Playable Settings

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number


Cyborg TGL

Rev
SC

Date: Thursday, January 14, 2021



Sheet 1 of 105

Cyborg N/V/L & Watchmen 14 TGL Block Diagram





```
DB42: TOUCH_PANEL_DET#
DF8: TOUCH_PANEL_PD#
```



<Core Design>



Rev	SC
-----	----

105

eDP

[55] eDP_TX_CPU_N0 <<<
[55] eDP_TX_CPU_P0 <<<
[55] eDP_TX_CPU_N1 <<<
[55] eDP_TX_CPU_P1 <<<

[55] eDP_AUX_CPU_N <<<
[55] eDP_AUX_CPU_P <<<
[55] EDP_HPD <<<
[24] L_BKLT_EN <<<
[55] eDP_VDD_EN <<<
[55] L_BKLT_CTRL <<<

HDMI

[57] HDMI_DDI_TX_P3 <<<
[57] HDMI_DDI_TX_N3 <<<
[57] HDMI_DDI_TX_P0 <<<
[57] HDMI_DDI_TX_N0 <<<
[57] HDMI_DDI_TX_P1 <<<
[57] HDMI_DDI_TX_N1 <<<
[57] HDMI_DDI_TX_P2 <<<
[57] HDMI_DDI_TX_N2 <<<

[57] HDMI_SCL_CPU <<<
[57] HDMI_SDA_CPU <<<

[57] CPU_DISP_HPD8 <<<

TBT

[71] USB1_TCSS_TX_N0 <<<
[71] USB1_TCSS_TX_P0 <<<
[71] USB1_TCSS_TX_N1 <<<
[71] USB1_TCSS_TX_P1 <<<
[71] USB1_TCSS_RX_N0 <<<
[71] USB1_TCSS_RX_P0 <<<
[71] USB1_TCSS_RX_N1 <<<
[71] USB1_TCSS_RX_P1 <<<

[71] USB1_TCSS_TXD <<<
[15,71] USB1_TCSS_RXD <<<

[71] USB1_TCSS_AUX_P <<<
[71] USB1_TCSS_AUX_N <<<

[72] USB_OC2# <<<

Other

[15] GPP_E21 <<<

[15] GPP_D12 <<<

[15] GPP_D10 <<<

[65] KB_DET# <<<

USB3.2 Type-A Port2 (IO)

[66] USB_OC1# <<<

[62] WWAN_GPIO_PERST# <<<

[62] WWAN_FULL_PWR_EN <<<

eDP

eDP_TX_CPU_P1
eDP_TX_CPU_N1
eDP_TX_CPU_P0
eDP_TX_CPU_N0

eDP_AUX_CPU_P
eDP_AUX_CPU_N

WWAN_FULL_PWR_EN_R

WWAN

eDP

HDMI_DDI_TX_P3
HDMI_DDI_TX_N3
HDMI_DDI_TX_P0
HDMI_DDI_TX_N0
HDMI_DDI_TX_P1
HDMI_DDI_TX_N1
HDMI_DDI_TX_P2
HDMI_DDI_TX_N2

HDMI

HDMI_SCL_CPU
HDMI_SDA_CPU

CPU_DISP_HPD8

TBT

USB1_TCSS_TXD
USB1_TCSS_RXD

GPP_E21

GPP_D10

GPP_D12

CPU_DISP_HPD1

USB_OC1#
USB_OC2#


eDP

eDP_VDD_EN
L_BKLT_EN
L_BKLT_CTRL

CPU_DISP_HPD1

R403

100KR2J-1-GP



CPU1A

AC2
AC1
AD2
AD1
AF1
AF2
AG2
AG1

DDIA_TXP3
DDIA_TXN3
DDIA_TXP2
DDIA_TXN2
DDIA_TXP1
DDIA_TXN1
DDIA_TXP0
DDIA_TXN0

DDIA_AUX_P
DDIA_AUX_N

GPP_E22/DDPA_CTRLCLK/DNX_FORCE_RELOAD
GPP_E23/DDPA_CTRLCLK

GPP_E14/DDSP_HPDA/DISP_MISCA

DDIB_TXP3
DDIB_TXN3
DDIB_TXP2
DDIB_TXN2
DDIB_TXP1
DDIB_TXN1
DDIB_TXP0
DDIB_TXN0

DDIB_AUX_P
DDIB_AUX_N

GPP_H16/DDPB_CTRLCLK/PCIE_LNK_DOWN
GPP_H17/DDPB_CTRLCLK

GPP_A18/DDSP_HPDB/DISP_MISCB/I2S4_RXD

GPP_A21/DDPC_CTRLCLK/I2S5_TXD
GPP_A22/DDPC_CTRLCLK/I2S5_RXD

GPP_E18/DDP1_CTRLCLK/TBT_LSX0_TXD
GPP_E19/DDP1_CTRLCLK/TBT_LSX0_RXD

GPP_E20/DDP2_CTRLCLK/TBT_LSX1_TXD
GPP_E21/DDP2_CTRLCLK/TBT_LSX1_RXD

GPP_D10/I2S5_SPI_CS#/DDP3_CTRLCLK/TBT_LSX2_TXD/GSPI2_CS0#
GPP_D10/I2S5_SPI_CLK/DDP3_CTRLCLK/TBT_LSX2_RXD/GSPI2_CLK

GPP_D11/I2S5_SPI_MISO/DDP4_CTRLCLK/TBT_LSX3_TXD/GSPI2_MISO
GPP_D12/I2S5_SPI_MOSI/DDP4_CTRLCLK/TBT_LSX3_RXD/GSPI2_MOSI


GPP_A17/DISP_MISCC/I2S4_TXD
GPP_A19/DDSP_HPDA/DISP_MISCC/I2S5_SCLK
GPP_A20/DDSP_HPDA/DISP_MISCC/I2S5_SFRM

GPP_A14/USB_OC1#/DDSP_HPDA/I2S3_RXD/DISP_MISCC/DMIC_CLK_B1
GPP_A15/USB_OC2#/DDSP_HPDA/DISP_MISCC/I2S4_SCLK


EDP_VDDEN
EDP_BKLTEN
EDP_BKLTCTL

TGL-U-1-GP-U2

1 OF 21



20191211 for TBT



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDI/EDP/TBT/TPC)**



Size: A3 Document Number: **Cyborg TGL** Rev: SC

Date: Thursday, January 14, 2021 Sheet: 4 of 105

CPU1C 3 OF 3

DDR1_MA2/DDR7_CS0/DDR7_CA2/DDR7_C...
DDR1_MA1/NC/DDR4_CS1/DDR4_CA...

[46] VCCCORE_SENSE <<<-
[46] VSSCORE_SENSE <<<-
[46] SVID_ALERT#_CPU <<<-
[46] SVID_CLK_CPU <<<-
[46] SVID_DATA_CPU <<>>-



www.teknisi-indonesia.com

<Core Design>		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VCCIN/VID)		
Size A4	Document Number Cyborg TGL	Rev SC
Date: Thursday, January 14, 2021 Sheet 7 of 105		



Lack of VCCPLL_OC / VCC1P8A / VCCPLL



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A4	Document Number Cyborg TGI	Rev SC
------------	--------------------------------------	-----------

Date: Thursday, January 14, 2021 Sheet 8 of 105



www.teknisi-indonesia.com

<Core Design>



DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (RSVD)**

Size A4	Document Number Cyborg TGL	Rev SC
-------------------	--------------------------------------	------------------


Date: Thursday, January 14, 2021 Sheet 9 of 105

Main Func = CPU




<Core Design>


Main Func = CPU



PLACE on Primary SIDE




PLACE on Back SIDE



PLACE Close to VR

11/5 Tery Don
add 1D8V_S5 decoupling cap. follow Shuri

1uF *6pcs
10uF *6pcs
47uF *1pcs
22uF *1pcs



Decoupling Solution					
Power Rail	Decap Placement	Form Factor	Value	Number	Note
VCCDD2	Secondary Side	0402	10uF	8	Place on the back side of the SOC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	Primary Side	0603	47uF	2	Place them as close to the VR as possible. 2 caps should be stuffed.
		0402	1uF	8	Place on the primary side, as close as possible to the vias that connect to the outer row of SoC pins, use wide traces to connect the capacitor pins to the vias. Make sure to put atleast 1 via down near the outer Vdd2 BGA and 1 via down near the cap pad.


<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (Power Cap2)	
Size	Document Number	Cyborg TGL		Rev
A3				SC
Date:	Thursday, January 14, 2021	Sheet	11	of 105

Main Func = MEMORY




M_B_DQS_DP0		M_B_DQS_DP0	(5)
M_B_DQS_DP1	}}	M_B_DQS_DP1	(5)
M_B_DQS_DP2	}}	M_B_DQS_DP2	(5)
M_B_DQS_DP3	}}	M_B_DQS_DP3	(5)
M_B_DQS_DP4	}}	M_B_DQS_DP4	(5)
M_B_DQS_DP5	}}	M_B_DQS_DP5	(5)
M_B_DQS_DP6	}}	M_B_DQS_DP6	(5)
M_B_DQS_DP7	}}	M_B_DQS_DP7	(5)





<Core Design>

 <div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR (RSVD) (DDR4-CHA1)</div>		
Size <div>A4</div>	Document Number <div>Cyborg TGL</div>	Rev <div>SC</div>
Date: Thursday, January 14, 2021		Sheet 14 of 105

- [16,24,25,91] SPI_SI_ROM <<<--
[16,24,25] SPI_WP_ROM <<<--
[16,24,25] SPI_HOLD_ROM <<<--





[21] CNV_RGL_DT >>>--
[18] CPU_SMLD_ALERT# <<<--
[18] GPP_E6 <<<--
[19] HDA_SDOUT_CPU <<<--
[4,71] USB1_TCSS_RXD >>>--
[4] GPP_D10 <<<--
[3] DBG_PMODE <<<--
[4] GPP_D12 <<<--
[4] GPP_E21 <<<--
[18] GPP_E10 <<<--
[18] GPP_E11 <<<--


GPIO	GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)		
Schematic									
High	ESPI Disable	Disable	Enable	19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)	Disable	OVERRIDE	INTEGRATED CNVI DISABLE		
Low	Enable =default=	Enable	Disable	38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERRIDEN	INTEGRATED CNVI ENABLE		
GPIO	TBT LSX VCCIO conf.#0	TBT LSX VCCIO conf.#1	TBT LSX VCCIO conf.#2	TBT LSX VCCIO conf.#3	A0	GPP_E10			
Schematic									
High	3.3V	3.3V	3.3V	3.3V	Disable	DFXTESTMODE DISABLED (DEFAULT)			
Low	1.8V	1.8V	1.8V	1.8V	Enable	DFXTESTMODE ENABLED			

Original Ref.

GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK	M.2 CNVI MODES	TBT LSX #0
ESPI OR EC LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PU 20K	BOOT HALT HIGH - DISABLED LOW: ENABLED NO INTERNAL PUPD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PUPD	CPU/SSC CLOCK FREQ HIGH: 19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL) LOW: 38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PU 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD	FLASH/DESCRIPTOR SECURITY OVERRIDE HIGH: OVERRIDEN LOW: SECURITY MEASURES NOT OVERRIDEN WEAK INTERNAL PU 20K	M.2 CNVI MODES LOW-> INTEGRATED CNVI ENABLE HIGH-> INTEGRATED CNVI DISABLE NO INTERNAL PUPD	TBT LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD
TBT LSX #1	TBT LSX #2	TBT LSX #3	A0	GPP_E10	GPP_E11		
TBT LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	A0 PERSONALITY STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD				

www.teknisi-indonesia.com





teknisi indonesia


```

[27] HDA_SYNC_CODECS <<<
[27] HDA_BITCLK_CODECS <<<
[27] HDA_SDOUT_CODECS <<<
[27] HDA_SDI0_CPU <<<
[15] HDA_SDOUT_CPU <<<

[55] DMIC_PCH_CLK_Q <<<
[55] DMIC_PCH_DATA_Q <<<

```






[24,85] DGPU_PWROK <<>>—
[86] DGPU_PWR_EN <<<—

[70] FFS_INT2 >>>—


[25] RTC_DET# <<<—

[61] BT_RADIO_DIS#<<<—

[98] ME_FWP_SW <<<—



ID	Description	Setting	Mapping
TBT_DET#	TBT function detected	1	no TBT
		0	Have TBT



-20191126
For High Limit

PROJECT_ID[3:2]		PROJECT_ID[1:0]	
1DBV_SS_VCCPRIM	1DBV_SS_VCCPRIM	1DBV_SS_VCCPRIM	1DBV_SS_VCCPRIM
PROJECT_ID3	PROJECT_ID2	PROJECT_ID1	PROJECT_ID0
Latitude	Vostro	0Y	CBG NV/WM N

ID	Description	Setting	Mapping
BOARD_ID2	GPU type detected	1	N18S
		0	N17S

	ID	Description	Setting	Mapping
	BOARD_ID1	NV1_Size detected	1	14 inch
			0	15 inch

Two circuit diagrams for the 1800MHz module. The left diagram shows a 1800MHz module with a 1.8V VCCPRIM supply, a 10K R1912 pull-up, a 10K R1913 pull-down, and a 10K R1914 pull-up. The right diagram shows a 1800MHz module with a 1.8V VCCPRIM supply, a 10K R1914 pull-up, a 10K R1915 pull-down, and a 10K R1916 pull-up. Both diagrams include a 10K R1912 pull-up and a 10K R1913 pull-down.

CY19 VRAM ID Mapping table			
ID	Description	Setting	Mapping
VRAM_ID[2:1]	dGPU VRAM size	11	UMA Board
		10	N/A
		01	DIS Board with 4GB VRAM
		00	DIS Board with 2GB VRAM

CY19 CPU ID Mapping table			
ID	Description	Setting	Mapping
CPU_ID[2:1]	CPU type Select	11	TGL-H35 Re-flash
		10	TGL-H35
		01	TGL-UP3 Re-flash
		00	TGL-UP3

TOUCH PAD/E3

[55,66] CPU_I2C_SCL_P0 <<<==
[55,66] CPU_I2C_SDA_P0 <<<==

G SENSOR

[70] FFS_INT1 >>>==

[55,70] SENSOR_I2C_SDA <<<==
[55,70] SENSOR_I2C_SCL <<<==

[70] GSEN2_INT1_C <<<==
[55] GSEN_INT1_C <<<==

AUDIO

[24,27] SPKR <<<==

KEYBOARD

[65] KB_LED_BL_DET_K <<<==

OTHER

[24] TABLE_MODE# <<<==

[24] NB_MODE# <<<==

[91] TPM_SPI_IRQ# <<<==

PD

[71] PCH_I2C_SCL_TBT <<<==

[71] PCH_I2C_SDA_TBT <<<==

eDP

[55] DBC_PANEL_EN <<<==

LID

[24,66] LID_CL_SIO# >>>==

[66] LID_CL_SIO_TAB# >>>==

[66] CPU_UART2_TXD >>>==

[66] CPU_UART2_RXD >>>==

TOUCH

[55] PCH_I2C0_SDA_TS <<<==

[55] PCH_I2C0_SCL_TS <<<==

[55] TOUCH_PANEL_INTR# <<<==

[24,64] MASK_SATA_LED# >>>==

[64] SATA_LED#_D >>>==


[24,64] BATT_WHITE_LED# >>>==

WWAN

[66] IO_DB_DET#_GPPG5 <<<==

[66] LOM_CABLE_DETECT# >>>==

[55] LCD_CBL_DET# >>>==




PCH to Touch Screen

SDA/SCL/I2MT Pull Up on PD side (page72)

PCH to Touch Pad/E3

SDA/SCL/I2MT Pull Up on TP side (page65)



DA51: NRB_BIT
DC49: VDD_TN_DET#
CY49: TPM_PERQ#
CY53: OC6_TMR_DISE_PCH
CY52: KCH_3.3V_TN_EN
DA50: HDO_FALL_INT#
DV21: SRIO5_PX
DR21: USBCC_AUX_N_BIAS
DW21: USBCC_AUX_P_BIAS
DV19: SDRP_BACV_EN
DV19: SIO_EXT_WAKE#
DR18: PCH_WDD_EN
DV19: LCD_CBL_DET#
DG23: CTRM_PRESET#
DV19: TOUCH_PANEL_INTR#
DW21: TOUCH_I2C_DET#
DV18: I2C0_SCL_T#
DW18: I2C0_SDA_TS
DF29: DBC_PANEL_EN
DG29: LOM_CABLE_DETECT#
DF25: CNV_COEX1
DF27: CNV_COEX2
DR27: STYLUS_PWR_OC#
DW27: CAM_SHUTTER#
DG25: IO_DB_DET#
CY39: I2C1_ALS_SCL
DR47: I2C1_ALS_SDA
DR47: I2C2_SCL
DR44: I2C2_SDA
DV4: I2C_P_SENSOR_INTR#
DV31: I2C_ALS_INT#
DG17: EP00D_PWR_EN#
DG19: EP00D_CLK#



Main Func = PCH

[61] CNV_WR_DN0 >>>
[61] CNV_WR_DP0 >>>
[61] CNV_WR_DN1 >>>
[61] CNV_WR_DP1 >>>
[61] CNV_WR_CLKN >>>
[61] CNV_WT_DN0 >>>
[61] CNV_WT_DP0 >>>
[61] CNV_WT_DN1 >>>
[61] CNV_WT_DP1 >>>
[61] CNV_WT_CLKN >>>
[61] CNV_WT_CLKP >>>


[61] CNV_BRI_RSP <<<
[15] CNV_RGI_DT <<<
[61] CNV_RGI_DT_R <<<

[61] CNV_BRI_DT_R <<<
[61] CNV_RGI_RSP <<<

[61] CNV_RF_RESET# <<<

[61] CLKREQ_CNV <<<

R2103 1 150R2F-1-GP CSI_RCOMP



CNV_WT_RCOMP

GPP_F3/CNV_RGI_RSP/UART0_CTS#
GPP_F2/CNV_RGI_DT/UART0_TXD
GPP_F1/CNV_BRI_RSP/UART0_RXD
GPP_F0/CNV_BRI_DT/UART0_RTS#
GPP_F5/MODEM_CLKREQ/CRF_XTAL_CLKREQ
GPP_F6/CNV_PA_BLANKING
GPP_F4/CNV_RF_RESET#

DK47 CNV_WT_DP1
DM47 CNV_WT_DN1
DN49 CNV_WT_DP0
DR49 CNV_WT_DN0
DN45 CNV_WT_CLKP
DN47 CNV_WT_CLKN

DU43 CNV_WR_DP1
DV43 CNV_WR_DN1
DR44 CNV_WR_DP0
DT43 CNV_WR_DN0
DV44 CNV_WR_CLKP
DW44 CNV_WR_CLKN

DN51 CNV_WT_RCOMP

DU13 CNV_RGI_RSP

DG13 CNV_RGI_DT

DF15 CNV_BRI_RSP

DF17 CNV_BRI_DT

DU10 CLKREQ_CNV

DV15

DK10 CNV_RF_RESET#

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

www.teknisi-indonesia.com

<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Model: **CPU (CSI/EMMC/CNVi)**

Size: A3 Document Number: **Cyborg TGL** Rev: **SC**

Date: Thursday, January 14, 2021 Sheet: 21 of 105







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

Document Number

Rev

A4

Cyborg TGL

SC

Date: Thursday, January 14, 2021

Sheet 23 of 105


DELL Wistron Corporation
237, 4th, Sec. 5, Taipei Ex-Trade Rd., Hsinshui,
Tainan Hsien 720, Taiwan, R.O.C.
Fax: **KBC NuvoTon NPCE285PA0DX**

Main Func = Thermal Sensor

[24.79] EC_SMB_SDA_THM <<>>
[24.79] EC_SMB_SCL_THM <<>>

[17.24] IMVP_VR_ON >>>
[40] PURE_HW_SHUTDOWN# <<<<


[24] PWM_FAN1 >>>
[24] FAN_TACH1 <<<



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

PWM FAN1

Layout Note:
Signal Routing Guideline:
Trace width = 15mil



www.teknisi-indonesia.com

Main Func = Audio

```
[19] HDA_SDINO_CPU      <<<-----
[19] HDA_SDOUT_CODEC     >>>-----
[19] HDA_SYNC_CODEC      >>>-----
[19] HDA_BITCLK_CODEC    >>>-----
```

[29] AUD_SPK_R+ <<< _____

[29] AUD_SPK_R- <<< _____

[29] AUD_SPK_L+ <<< _____

[29] AUD_SPK_L- <<< _____

```

[24] NB_MuteH >>>
[20.24] SPKR >>>
[24] BEEP >>>
[66] AUD_SENSE >>>
[29] LINE1_VREF0 <<<
[29] MIC2_VREF0 <<<
[29] AUD_HP1_JACK_L <<<
[9] AUD_HP1_JACK_R <<<
[29] LINE1_L >>>
[29] LINE1_R >>>

```




```
[29,66] AUD_SLEEVE <<< _____
[29,66] AUD_RING <<< _____

[55] DMIC_SCL_CODEC <<<< _____
[55] DMIC_SDA_CODEC <<<< _____
```

[17,40,55,81] SIO_SLP_S3# >>>_____

[81] 1D8V_EN# >>>_____


Audio Codec Chip ALC3204

**Azalia I/F EMI**

(Blanking)

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 28 of	105

(Blanking)

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 30 of	105

Main Func = LAN

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

LAN RTL8106

Size

Custom

Document Number

Cyborg TGL

Rev

SC

Date

Thursday, January 14, 2021

Sheet


31

of

105


Main Func = LAN

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XFOM&RJ45			
Size A3	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 32 of 105	1

Main Func = Card Reader

<Core Design>






		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Card Reader-RTS5170			
Size	Document Number		Rev
A4	Cyborg TGL		SC
Date: Thursday, January 14, 2021		Sheet 33 of	105

Main Func = USB2.0


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB2.0 CONN			
Size	Document Number		Rev
	Cyborg TGL		SC
Date: Thursday, January 13, 2005			
Sheet 34 of 105			

Main Func = USB3.0 Port1



www.teknisi-indonesia.com



Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X

The following equation programs the typical current limit:

$$I_{OS_vp} (mA) = \frac{50,500}{(R_{ILIM_XX} (k\Omega) + 0.1)}$$

R_{ILIM,XX} corresponds to either R_{ILIM,HI} or R_{ILIM,LO} as appropriate.

[16] CHAR_USB20_P <<<
[16] CHAR_USB20_N <<<


[35] USB1_USB20_N <<<
[35] USB1_USB20_P <<<

[24] USB_POWERSHARE_VBUS_EN_D >>>

[24] USB_PWR_SHR_EN_L#_D >>>

[16,35] USB_OC# <<<

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: USB Charger

Size: Custom	Document Number: Cyborg TGL	Rev: SC
--------------	-----------------------------	---------

Date: Thursday, January 14, 2021	Sheet: 36 of 106
----------------------------------	------------------

www.teknisi-indonesia.com

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0 PORT

Size

A4

Document Number

Cyborg TGL

Rev

SC


Date: Thursday, January 14, 2021

Sheet 37 of 105


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Cyborg TGL		SC
Date:	Thursday, January 14, 2021		Sheet 38 of 105



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (RSVD)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 39 of	105





[17.21.50] ISO_SLP_S4H >>>
 [17.24] ISO_SLP_S5H >>>
 [17.22.63.66.71.76.81] PCH_P31RSTH >>>
 [31] PWR_VDDQ_PG >>>
 [22.50] CORE_VDD >>>
 [22.50] CORE_VDD1 >>>
 [11] VCST_OVRMODE >>>
 [17.24.44.46] ALL_SYS_PWRGD >>>
 [11] CPU_C10_GATEH >>>
 [30] PWR_T0DV_EN <<<
 [30.50] PWR_T0DV_PG <<<
 [17.24.50] VCCIN_AUX_PWRGD <<<
 [34] PWR_T0DV_EN <<<
 [34] ALWON <<<
 [34] PWR_VAN_EN <<<
 [17.27.50.81] ISO_SLP_S3H >>>
 [35] SV_SV_EN <<<
 [22] VPRD_CTRL_R <<<
 [34.54] PWR_VAN10DV_PG <<<
 [16.24.00] BSP_RESETH >>>
 [30] VPRD_CTRL_R <<<
 [17.24] PCH_P31RSTH <<<






RUN Power

20200815
Remove

HW SHUTDOWN




Power Sequence / Pull High PWRGD




V-tree

NAME	VALUE	UNIT	TYPE	LOC	DATE
ISO_SLP_S4H	100k	Ω	RES	U10	20191120
ISO_SLP_S5H	100k	Ω	RES	U10	20191120
PCH_P31RSTH	100k	Ω	RES	U10	20191120




www.teknisi-indonesia.com

20200807
Remove




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Connected_Standby(1/2)+DS3</i>			
Size A4	Document Number <i>Cyborg TGL</i>		Rev SC
Date: Thursday, January 14, 2021	Sheet	41	of 105



(Blanking)

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(2/2)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 42 of	105

[44,85] 12V_AD_3K_C <<<-----



2nd = 75.00099.ETD
3rd = 75.00099.ETD
4th = 075.00099.ETD

2nd = 75.00099.ETD
3rd = 75.00099.ETD
4th = 075.00099.ETD

2nd = 75.00099.ETD
3rd = 75.00099.ETD
4th = 075.00099.ETD

ISL9538C For Charger









TABLE 22. PROG PIN PROGRAMMING OPTIONS


PROG-NO RESISTANCE (Ω)			DEFAULT SWITCHING PRIORITY	Autonomous charging	DEFAULT ALARM Range
MIN	TYP 3N	MAX			
		CELLs			
8.45		0	733mΩ	No	0.476
14.7			1mΩ	No	1.5
21.0			1mΩ	No	0.476
28.0			733mΩ	Yes	0.476
35.7			733mΩ	Yes	1.5
43.2		2	733mΩ	Yes	1.5
52.3			733mΩ	Yes	0.476
61.9			1mΩ	No	0.476
62.1			1mΩ	No	1.5
62.1			1mΩ	No	1.5
93.1			733mΩ	No	0.476
105.5		3	733mΩ	No	0.476
118			733mΩ	No	1.5
133			1mΩ	No	1.5
147			1mΩ	No	0.476
162			733mΩ	Yes	0.476
178			733mΩ	Yes	1.5
196		4	733mΩ	Yes	1.5
215			733mΩ	Yes	0.476
231			1mΩ	No	1.5
267			733mΩ	No	0.476
348			733mΩ	No	0.476
388		1	733mΩ	No	0.476



CHECK EE
follow customer circuits.



For CBG L



Location	Gen11	Gen12
PC44A1	Stuff	DY
PC4454	Stuff	DY
PC4456	Stuff	DY
PQ4425	Stuff	DY
PR4447	Stuff	DY
PR4437	Stuff	DY
PR4438	Stuff	DY
PR4439	Stuff	DY
PR4441	Stuff	DY
PR4446	Stuff	DY
PR44A2	Stuff	DY
PR44A3	Stuff	DY
PR4460	Stuff	DY
PR4491	Stuff	DY
PJ44A1	Stuff	DY
PD44A1	Stuff	DY
PD44A2	DY	Stuff
PD44A3	DY	Stuff
PR4455	DY	Stuff
PR4457	DY	Stuff

A2	Cyborg TGL	SO
Date: Thursday, January 14, 2021 Volume: 45 of 105		

Date: Thursday, January 14, 2021 4:46 PM Page 46 of 105







Main Func = VCCIN

OFFPAGE

```
[46] PWR_VCORE_UGATE>>> PWR_VCORE_UGATE1
[46] PWR_VCORE_PHASE>>> PWR_VCORE_PHASE1
[46] PWR_VCORE_LGATE>>> PWR_VCORE_LGATE1
```

```
[46] PWR_VCORE_UGATE>>> PWR_VCORE_UGATE2
[46] PWR_VCORE_PHASE>>> PWR_VCORE_PHASE2
[46] PWR_VCORE_LGATE>>> PWR_VCORE_LGATE2
```

```
[46] PWR_VCORE_ISEN2 << PWR_VCORE_ISEN2
[46] PWR_VCORE_ISEN1 << PWR_VCORE_ISEN1
[46] PWR_VCORE_ISUMP << PWR_VCORE_ISUMP
[46] PWR_VCORE_ISUMN << PWR_VCORE_ISUMN
```



Main Func = CPU_CORE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3	Document Number	Rev SC
Date: Thursday, January 14, 2021		Sheet 48 of 105

5

4

3

2

1

D

D

C

C

B

B

A

A

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		(RSVD)	
Size	Document Number	Rev	
A	Cyborg TGL	SC	
Date:	Thursday, January 14, 2021	Sheet 49 of	105

5

4

3

2

1

Main Func = VCCIN_AUX

OFFPAGE



VID




[40.53] PWR_1D8V_PG >>>

[17.24.40] VCCIN_AUX_PWRGD <<<



VCCIN_AUX_SENSE



OFFPAGE



OFFPAGE_GAP



SSID = PWR.Plane.Regulator_1D0V

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title					POWER (AOZ2262Q_1D0V)				
Size		Document Number				Rev			
A3		Cyborg TGL				SC			
Date: Thursday, January 14, 2021					Sheet 52 of 105				




Main Func = 1D8V/1D2V

OFFPAGE

PH on EE Side



OFFPAGE_GAP



www.teknisi-indonesia.com

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD&CAM&DMC&Touch			
Size B	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021	Sheet 53	of	105

Main Func = 1D05V

OFFPAGE

PH on EE Side

20191119
Check with UPSELL and Nakia
follow which one

VCCIN_AUX_PWRGD

[40] PWR_VNN_EN

PWR_VNN_EN

1D05V_BP_PWRGD

[24,40] PWR_VNN1D05V_PG

PWR_VNN1D05V_PG

PH on EE Side

[40] PWR_1D05V_EN

PWR_1D05V_EN

PH on EE Side

[40] PWR_VNN1D05V_VID2





PWR_VNN1D05V_VID2

PM_SLP_S3#

[40] PWR_VNN1D05V_VID1


PWR_VNN1D05V_VID1

OFFPAGE-GAP



VID1 VNN OUTPUT VOLTAGE	
1	0.78 V
0	1.05 V

VID2 V1P05 OUTPUT VOLTAGE	
1	0.96 V
0	1.05 V




Murata. 2.7mm×2.2mmX1.2mm
DCR: 59m Ohm
Idc : 3A , Isat : 3A
TDC=0.28A
ICCMAX=0.4A
0.48A<OCP<0.64A
068.1R010.1281
2nd = 068.1R010.1131

Murata. 2.7mm×2.2mmX1.2mm
DCR: 460m Ohm
Idc : 0.85A , Isat : 1A
TDC=0.28A
ICCMAX=0.4A
0.48A<OCP<0.64A
68.1001S.10K
2nd = 068.10010.1341




TDC=0.28A
ICCMAX=0.4A
0.48A<OCP<0.64A

<Core Design>

Main Func = LCD






INVERTER POWER





Main Func = Touch panel






Hinge up cable protection



MIC POWER CAMERA POWER SENSOR POWER TOUCH PANEL POWER




Main Func = CAMERA



Main Func = CRT

www.teknisi-indonesia.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT(Reserved)

Size

A3

Document Number

Cyborg TGL

Rev

SC

Date: Thursday, January 14, 2021

Sheet 56 of 105

Date: _____ Sheet: _____

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size
A4

Document Number
Cyborg TGL

Rev
SC

Date: Thursday, January 14, 2021Sheet 58 of 105



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 59 of	105


Main Func = HDD

HDD POWER

For CBG L

HDD

- [70] FFS_INT2_Q >>>_____
- [16.60] HDD_DEVSLP >>>_____
- [16] HDD_SATA_TX_P >>>_____
- [16] HDD_SATA_TX_N >>>_____
- [16] HDD_SATA_RX_P <<<_____
- [16] HDD_SATA_RX_N <<<_____
- [16.60] HDD_DEVSLP <<<_____
- [16] HDD_DET# <<<_____





SATA RE-DRIVER

20201013
Remove



SATA HDD Connector



Main Func = WLAN

PCIE

[16] WLAN_PCIE_TX_N >>>—
[16] WLAN_PCIE_TX_P >>>—
[16] WLAN_PCIE_RX_N <<<—
[16] WLAN_PCIE_RX_P <<<—

PCIE_CLK

[18] WLAN_CLK_CPU_N >>>—
[18] WLAN_CLK_CPU_P >>>—
[18] CLK_PCIE_WLAN_REQ# <<<—

USB2.0

[16] BT_USB20_P >>>—
[16] BT_USB20_N <<<—

Single end

[19] BT_RADIO_DIS# >>>—

[16] WLAN_RF_DIS# >>>—
[17,62,63,66,71,76,91] PCH_PLTRST# >>>—
[16,24] SUSCLK >>>—

Debug

Power EN (Madesimo)

[21] CNV_BRI_DT_R >>>—
[21] CNV_RGI_DT_R >>>—


[21] CLKREQ_CNV >>>—
[21] CNV_RF_RESET# >>>—

[21] CNV_WT_DN0 >>>—
[21] CNV_WT_DP0 >>>—
[21] CNV_WT_DN1 >>>—
[21] CNV_WT_DP1 >>>—
[21] CNV_WT_CLKN >>>—
[21] CNV_WT_CLKP >>>—




[21] CNV_WR_DN0 <<<—
[21] CNV_WR_DP0 <<<—
[21] CNV_WR_DN1 <<<—
[21] CNV_WR_DP1 <<<—
[21] CNV_WR_CLKN <<<—
[21] CNV_WR_CLKP <<<—

[21] CNV_BRI_RSP <<<—
[21] CNV_RGI_RSP <<<—

[24] JIO3_PCIE_WAKE# >>—



AFTE14P-GP	AFTP6101	1	3D3V_WLAN
AFTE14P-GP	AFTP6105	1	CLK_PCIE_WLAN_REQ#
AFTE14P-GP	AFTP6106	1	WIFI_RF_EN_R
AFTE14P-GP	AFTP6107	1	BLUETOOTH_EN_R
AFTE14P-GP	AFTP6108	1	PCH_PLTRST#
AFTE14P-GP	AFTP6109	1	BT_USB20_CON_N
AFTE14P-GP	AFTP6110	1	BT_USB20_CON_P
AFTE14P-GP	AFTP6111	1	JIO3_PCIE_WAKE#





<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: NGFF WLAN CONN			
Size: A3	Document Number: Cyborg TGL	Rev: SC	
Date: Thursday, January 14, 2021	Sheet: 61	of	105

Main Func = WWAN

For CBG L



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
WWAN


Size A4 Document Number
Cyborg TGL

Date: Thursday, January 14, 2021 Sheet 62 of 105


Main Func = Power BTN

[24] KBC_PWRBTN# <<< _____
[66] KBC_PWRBTN#_K <<< _____

NONE FINGER PRINT 才會上件



Power button




www.teknisi-indonesia.com

Main Func = Battery LED

Low activated from KBC GPIO


[24] LED_MASK# >>> _____
[24] CHG_AMBER_LED# >>> _____
[20,24] BATT_WHITE_LED# >>> _____



Main Func = HDD LED


[20,24] MASK_SATA_LED# >>> _____
[18] SATA_LED# >>> _____
[63] M2_PCIE_LED# <<< _____
[20] SATA_LED#_D <<< _____

SATA HDD LED
LOW activated from PCH GPIO




Main Func = M-BIST

[17] PM_RSMRST# >>> _____
[24] M_BIST >>> _____
[24,44] HW_ACAV_IN >>> _____




M-BIST(Mainboard Built-in Self Test)Check if MB is damage while press power button, There is a LED will light up to indicate the MB is damage by


Main Func = KB




Main Func = TPAD



Keyboard Backlight (Reserved)




Internal Keyboard Connector




Support PTP

PS2


I2C



Precision Touch Pad Connector











Need to check if it is Active High or Active Low and check if there is PH on TPAD side.



Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)

<Core Design>



Main Func = HALL SENSOR

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021	Sheet 1	67 of	105

Main Func = Debug


ESPI

[18,24] ESPI_CLK >>> _____
[18,24] ESPI_RESET# >>> _____
[18,24] ESPI_CS# >>> _____

[18,24] ESPI_IO0 <<< _____
[18,24] ESPI_IO1 <<< _____
[18,24] ESPI_IO2 <<< _____
[18,24] ESPI_IO3 <<< _____

UART

[24] HOST_DEBUG_TX >>> _____
[20] CPU_UART2_TXD >>> _____
[20] CPU_UART2_RXD <<< _____



www.teknisi-indonesia.com

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Cyborg TGL

Rev
SC

Date: Thursday, January 14, 2021

Sheet 68 of 105

(Blanking)



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 69 of	105

Mantis Accelerometer for adaptive thermal and HDD protection


The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I²C lines.

Free Fall Sensor + G Sensor

[20] GSEN2_INT1_C <<<<
[20.55] SENSOR_I2C_SCL <<<<
[20.55] SENSOR_I2C_SDA <<<<
[20] FFS_INT1 <<<<
[19] FFS_INT2 <<<<
[50] FFS_INT2_Q <<<<




CBG L/MM using 8 Bits :074.LNG2D.00BZ
CBG N/V using 12 Bits :074.LIS2D.M002



Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


Main Func = TBT

USB1

Type-C PD

teknisi indonesia


WPN team on applying, only murata have sample can meet initial request
2205 AC cap must be placed on RX lines close to SOC side



Follow Hellcat15 Upsell TGL

	WPN	DPN
TBT	071.00TBT.0F0U	M11GX
NON_TBT	071.00TBT.0D0U	7DYVG

Main Func = TypeC



Type-C PD












Figure 87. SMBus / SMLink Connectivity for USB Type-C PD Controller




MODID Setting




Notes
 CCG6DF device's I2C address is determined by SWD_CLK pin.
 1K resistors not populated = I2C address 0x08 (default)
 1K resistor connected to GND = I2C address 0x40
 1K resistor connected to VDDD = I2C address 0x42




	Dell TGL Platform MOD_ID Options NEW		
Project	MOD_ID1	MOD_ID2	Description
Hellicat 8040	L0	N/A	BB8040(Special for Hellicat)
Hellicat 8010	L2	N/A	BB8010(Special for Hellicat)
Moonknight N/V	L1	L0	TGL-U/BB8040/CCG6DF/SOC address 0x21 for P2
Cyborg TGL-U-8040	L1	L2	TGL-U/BB8040/CCG6SF
Moonknight L			
Cyborg TGL-U-8010			
Watchmen	L1	L1	TGL-U/BB8010/CCG6XF
	L3	L0	TGL-H/BB8040/CCG6DF
Stradale MLK	L3	L1	TGL-H/Cascade-BB8040/CCG6DF
Cyborg-TGL-H	L3	L2	TGL-H/BB8040/CCG6SF
	L3	L3	TGL-H/No RT application/CCG6SF
	L4	L0 - L2	PS8802(MFDP)



	CCG6_ID	R7216	R7218	計算値	理論値
0/8	L0	DY	64.10035.6DL (100K)	0	0
1/8	L1	064.71535.06D1 (715K)	64.10035.6DL (100K)	0.123	0.125
2/8	L2	64.30035.6DL (300K)	64.10035.6DL (100K)	0.25	0.25
3/8	L3	64.20035.6DL (200K)	64.12035.6DL (120K)	0.375	0.375
4/8	L4	64.10035.6DL (100K)	64.10035.6DL (100K)	0.5	0.5
5/8	L5	64.10035.6DL (100K)	64.20035.6DL (200K)	0.625	0.625
6/8	L6	64.22035.6DL (220K)	64.59035.6DL (590K)	0.728	0.75
7/8	L7	64.10035.6DL (100K)	064.71535.06D1 (715K)	0.877	0.875





SWD Programming



Timing diagram for USB1 signals. The diagram shows a sequence of USB1 signals over time, with each signal name followed by a timing diagram symbol (a series of 'Z' characters) and a horizontal line representing the signal duration. The signals are:

- USB1_SSTX_CON_P0
- USB1_SSTX_CON_N0
- USB1_SSTX_CON_P1
- USB1_SSTX_CON_N1
- USB1_SSRX_AR_P0
- USB1_SSRX_AR_N0
- USB1_SSRX_AR_P1
- USB1_SSRX_AR_N1
- USB1_USB20_CMCT_P
- USB1_USB20_CMCT_N
- USB1_USB20_CMCB_P
- USB1_USB20_CMCB_N
- USB1_CON_CC1
- USB1_CON_CC2
- USB1_CON_SBU1
- USB1_CON_SBU2
- USB1_SSTX_CON_N1_R
- USB1_SSRX_AR_P1_R
- USB1_SSRX_AR_N0_R
- USB1_SSTX_CON_N0_R
- USB1_SSRX_AR_P0_R
- USB1_SSTX_CON_P0_R
- USB1_SSRX_AR_N1_R
- USB1_SSTX_CON_P1_R




[44] U741D_FLTB >>>



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Cyborg TGL




Rev
SC

Date: Thursday, January 14, 2021

Sheet 75 of 105

1

Main Func = dGPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TIME

GPU(2/5)DIGITALOUT

Size
A3

Document Number

Cyborg TGL

Rev

SC

Date: Thursday, January 14, 2021

Sheet 77 of 105








Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
FBVDD/Q Supply Rail for GDDR5					
GB2B-64, GB2C-64	0.1 μF X7R	0402	2	0	Under GPU
	1 μF X7R	0603	2	8	Under GPU
	4.7 μF X6S	0603	2	0	Under GPU
	10 μF X6S	0603	0	2	Under GPU
	10 μF X6S	0603	1	1	Near GPU
	22 μF X6S	0603W	1	3	Near GPU

Table 5. Frame Buffer PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
FB PLL Supply Rail for GDDR5					
GB2B-64,	0.1 μF X7R	0402	2	4	Under GPU
GB2C-64	22 μF X6S	0805	1	1	Near GPU
Bead Type					
	30 Ω (ESR=0.010 Ω)	0603	1	1	Near GPU



www.teknisi-indonesia.com

Ta Table 5.2 RAMCFG

	Strap Pins (see Note)			RANEC2 Setting Number	
S	STRAP1	STRAP2	STRAP3	(see Memory I/O for memory configs corresponding to these numbers)	
	L	L	L	0 (0x0000)	
	L	L	M	1 (0x0001)	
	L	M	L	2 (0x0002)	
	L	M	M	3 (0x0003)	
	M	L	L	4 (0x0004)	
	M	L	M	5 (0x0005)	
	M	M	L	6 (0x0006)	
	M	M	M	7 (0x0007)	
	L	L	M	8 (0x0008)	
	L	M	L	9 (0x0009)	
	L	M	M	10 (0x000A)	
	M	L	L	11 (0x000B)	
	M	L	M	12 (0x000C)	
	M	M	L	13 (0x000D)	

Table 5.5 SORx_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins (see Note)			Resulting SORx_EXPOSED Enablement			
	ROM_S0	ROM_S1	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
11	H	L	L	ENABLED	disabled	disabled	disabled
10	H	L	H	disabled	disabled	disabled	disabled
9	H	H	L	disabled	disabled	disabled	disabled
8	H	H	H	disabled	disabled	disabled	disabled
7	M	X	X	(Reserved; do not configure)			

Table 12.4 FS_OVERT* Strap Enablement

Strap Pins see Note 1			FS_OVERT* Function
ROM_SO see Note 2	ROM_SI	ROM_SCLK	
L	L	L	

FS_OVERT* function ENABLED

¹ Table 12.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins <small>See Note</small>			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_
L	L	L	0	0	0	

Table 13. N18S-G5 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	Vendor	Manufacturer Part Number	Die Revision	Strip	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Gb12 512Mb16	1.35V	Vendor	MT51J256M2HF-B0.8	B-die	8 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24AJR-R2C	A-die	8 Gbps	N/A	Full	Production candidate
			Samsung	K4G0325FC-HC35	C-die	8 Gbps	N/A	Full	Production candidate

Notes

1. For N1BS-G5, the maximum allowable memory case temperature is 85 °C.

Table 4. N175-G5/LP GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBI/QCQ	Vendor	Manufacturer Part Number	Die Per Pin	Strap	Memory Speed Grade	Date Code	Qual Plan	Standards
8 Gb	256x32x16 1.35V		Hynix	MT51256M32AF-0B	B-die	Qv9	8 Gbps	N/A	Full	Production candidate
			Hynix	H5GBC124AF-R2C	A-die	Qv8	8 Gbps	N/A	Full	Production candidate
			Samsumg	K4G0329FC-HC23	C-die	Qv8	8 Gbps	N/A	Full	Production candidate

Notes:

- For H7T5-Q5-UP, the maximum allowable memory case temperature is 85 °C.

Not


1. For H175-GS/LP, the maximum allowable memory case temperature is 85 °C.

Strap Pin	N18/GB2E-64
ROM_SI	Pull low to enable FS_OVERT*
ROM_S0	
ROM_CLK	
STRAP5	<ul style="list-style-type: none"> • SMB_ALT_ADDR • DEVID_SEL • PCIE_CFG • VGA_DEVICE
STRAP4	
STRAP3	
STRAP2	
STRAP1	RAMCFG[4:0]
STRAP0	

Note


The ROM_50 pin should be pulled low using a 10 kΩ resistor for N18/GB2E-64 GPUs and using a 100 kΩ resistor for N17/GB2D-64/GB2C-64 GPUs.

SSID = VRAM




FBA_DQ_31 [78.81]

FBA_DQ_31 [78.81]




FBA_DQ_31 [78.81]



FBA_DQ_31 [78.81]



[7] 10V_ENH >>>






Frame Buffer Partition A-Lower Half




FBVREF Termination			
Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

Normal(MF=0)



www.teknisi-indonesia.com




<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Cyborg TGL		SC
Date:	Thursday, January 14, 2021		Sheet 83 of 105



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8 (4/4)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 84 of	105

The diagram illustrates the connections for the PH on the EE side. It shows two main components: the PH (left) and the EE side (right). The PH side has two inputs: (7E) VISA_CORRE_PSI and (7E) VISA_CORRE_VDI. The EE side has two outputs: (7E) VISA_CORRE_PSI and (7E) VISA_CORRE_VDI. The connections are as follows:

- (7E) VISA_CORRE_PSI is connected to (7E) VISA_CORRE_PSI on the EE side via a connection labeled 2. 00344 - 1 PH0R VISA_NVDOS_PSI.
- (7E) VISA_CORRE_VDI is connected to (7E) VISA_CORRE_VDI on the EE side via a connection labeled 2. 00345 - 1 PH0R VISA_NVDOS_VDI.

Below the connections, there are two checkboxes:

- ☒ Check EE side
- ☐ Modify DAT

At the bottom, there are two more connections:


- (00.8E) PH0R VISA_NVDOS_VDI_P_R is connected to (00.8E) PH0R VISA_NVDOS_VDI_P_R on the EE side via a connection labeled 00.02.0 - 2 GP.
- (00.8E) PH0R VISA_NVDOS_VDI_N_R is connected to (00.8E) PH0R VISA_NVDOS_VDI_N_R on the EE side via a connection labeled 00.02.0 - 2 GP.













Finally, there is a label PH on EE side at the bottom left.

[illegible][illegible]

Figure 1: Schematic diagram of the proposed system architecture. The diagram shows a 323V_50 input connected to a 20200221 (OPW1) block, which changes to 323V_50. This is followed by an OPS block, then a PR8557 100KR2J-1-GP block. The output of this block is connected to a PWR_VGA_NV40DS_PG block, which is also connected to a PWR_VGA_NV40DS_PG (30.80) block. The output of this block is connected to a 100V_AON_50 block, which is also connected to a PR8559 100KR2J-1-GP block.

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V





Main Func = dGPU

www.teknisi-indonesia.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>Cyborg TGL</i>		Rev <i>SC</i>
Date: Thursday, January 14, 2021		Sheet 87 of	105

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A4	Cyborg TGL				SC
Date:	Thursday, January 14, 2021			Sheet	88 of 105

5

4

3

2

1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Cyborg TGL		SC
Date:	Thursday, January 14, 2021		Sheet 90 of 105


Main Func = TPM

[17,61,62,63,66,71,76] PCH_PLTRST# >>> _____


[18,24,25] SPI_CLK_ROM >>> _____
 [15,18,24,25] SPI_SI_ROM >>> _____
 [18,24,25] SPI_SO_ROM >>> _____

[20] TPM_SPI_IRQ# >>> _____

[18] SPI_CS_ROM_N2 >>> _____



For CBG V/L



Close to U2501



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

INT IO (TPM)

Cyborg TGL

SC

Thursday, January 14, 2021

Sheet 91 of 105

SSID = Finger Print

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size

A4

Document Number

Cyborg TGL

Rev

SC

Date:

Thursday, January 14, 2021

Sheet


92

of

105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Cyborg TGL

Date: Thursday, January 14, 2021

Rev
SC


Sheet 93 of 105

(Reserved)

www.teknisi-indonesia.com

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Cyborg TGL

Rev
SC

Date: Thursday, January 14, 2021Sheet 94 of 105




(Blanking)

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A3	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 95 of 105	

20200915
Remove

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SITP

Size

A3

Document Number

Cyborg TGL

Date:

Thursday, January 14, 2021

Rev

SC

Sheet


96

of

106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS_Switch			
Size	Document Number		Rev
A4	Cyborg TGL		SC
Date:	Thursday, January 14, 2021		Sheet 97 of 105


Main Func = Firmware SW

[19] ME_FWP_SW>>>
[24] ME_FWP <<<




	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override

www.teknisi-indonesia.com



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Debug (XDP debug)			
Size A4	Document Number Cyborg TGL		Rev SC
Date: Thursday, January 14, 2021		Sheet 99 of	105

CLK Block Diagram


TBD

[illegible][illegible]



TBD

PCH SMBus Block Diagram



KBC SMBus Block Diagram

Audio Block Diagram

